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By Jeremiah Leit
A device for neural network computing and hardware 
based encryption. 
Biristor Array Investigation
A device that can be used for hardware based 
encryption and neural network computing
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What is a Biristor?
• A biristor is a two terminal device with two different modes of 
operation.
1) Silicon Controlled Rectifier Latch
2) Neuron Fire mode
• It is essentially a floating base Bipolar Junction Transistor. 
• The device can be either NPN or PNP however, in this project I 
am fabricating NPN devices.
• It observes an avalanche effect which changes the internal 
resistance of the device.
• This makes it essentially a type of resistor with volatile memory 
or memristor.
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What do the I-V characteristics look like?
Silicon Controlled Rectifier Latch 
mode of operation
Jin-Woo Han ; M. Meyyappan
Leaky Latch/Un-latch or 
Neuron –Fire  
mode of operation
J. Han and M. Meyyappan, “Trigger and 
Self-Latch Mechanisms of n-p-n Bistable
Resistor,” IEEE Electron Device Letters, vol. 
35, no. 3, pp. 387–389, Mar. 2014.
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Biristor applications?
• A latching change in the resistance value of the 
device which would allow it to be used as a memory 
element.
• The neural spiking method can be used to create
neural networks that are designed to compute 
information more in manner more like a human 
brain than a microprocessor and possibly use less 
energy. 
• If scaled properly the diode isolation from both 
directions as well as that caused by the dielectric 
TEOS around the device could create quantum dots.
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What are my project goals?





• Compare Measured Results to Published Results
• Determine Relation Between Scaling and I-V 
Characteristics
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The Ion Implant Steps
• Replicate the device fabricated by Jin-Woo Han.
Consulted for ion implantation details and other processes.
• Three Implant steps
Shallow arsenic implant
3x1015 cm-3 80keV 
Boron implant 
8x1013 cm-3 100keV 
Deep phosphorous implant
1x1014 cm-3 500keV 
Implant done by Innovion
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range from 1.1um to 2.7um
Contact Dimensions are 
.5um










Etch silicon just to reach n type collector ~ 500nm
n emitter is Arsenic doped
p base is boron doped
n collector is phosphorus doped
Etch 500nm Si
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As of 2/6/2019








SEM Micrographs of the Device
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Tool used JEOL JSM-IT100 LA
Courtesy of Bruce E. Kahn, AMPrint Center
Rochester Institute of Technology
1.1um X 1.1um Device
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Measured I-V Characteristic  
voltage voltage
Conclusions
• During the process of fabricating the device several obstacles were 
overcome. Primarily the determination of how to etch the silicon 
pillars, how to get proper contact cut selectivity when using a dry 
etch tool and most importantly how to resolve .5um aluminum 
traces for wires. Additionally the mask design was difficult because 
design rules had to be determined. Proper probe spacing was 
achieved without the use of a template.
• Overall, these efforts resulted in a device that exhibited a biristor 
like I-V curve that displayed path dependent resistance. The reason 
for this discrepancy is yet to be determined.
• This was the first Biristor made at RIT.
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